threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
65 lines
2.3 KiB
Plaintext
65 lines
2.3 KiB
Plaintext
MediaTek PMIC Wrapper Driver
|
|
|
|
This document describes the binding for the MediaTek PMIC wrapper.
|
|
|
|
On MediaTek SoCs the PMIC is connected via SPI. The SPI master interface
|
|
is not directly visible to the CPU, but only through the PMIC wrapper
|
|
inside the SoC. The communication between the SoC and the PMIC can
|
|
optionally be encrypted. Also a non standard Dual IO SPI mode can be
|
|
used to increase speed.
|
|
|
|
IP Pairing
|
|
|
|
on MT8135 the pins of some SoC internal peripherals can be on the PMIC.
|
|
The signals of these pins are routed over the SPI bus using the pwrap
|
|
bridge. In the binding description below the properties needed for bridging
|
|
are marked with "IP Pairing". These are optional on SoCs which do not support
|
|
IP Pairing
|
|
|
|
Required properties in pwrap device node.
|
|
- compatible:
|
|
"mediatek,mt2701-pwrap" for MT2701/7623 SoCs
|
|
"mediatek,mt6739-pwrap" for MT6739 SoCs
|
|
"mediatek,mt6765-pwrap" for MT6765 SoCs
|
|
"mediatek,mt6768-pwrap" for MT6768 SoCs
|
|
"mediatek,mt6771-pwrap" for MT6771 SoCs
|
|
"mediatek,mt6785-pwrap" for MT6785 SoCs
|
|
"mediatek,mt8135-pwrap" for MT8135 SoCs
|
|
"mediatek,mt8173-pwrap" for MT8173 SoCs
|
|
- interrupts: IRQ for pwrap in SOC
|
|
- reg-names: Must include the following entries:
|
|
"pwrap": Main registers base
|
|
"pwrap-bridge": bridge base (IP Pairing)
|
|
- reg: Must contain an entry for each entry in reg-names.
|
|
- reset-names: Must include the following entries:
|
|
"pwrap"
|
|
"pwrap-bridge" (IP Pairing)
|
|
- resets: Must contain an entry for each entry in reset-names.
|
|
- clock-names: Must include the following entries:
|
|
"spi": SPI bus clock
|
|
"wrap": Main module clock
|
|
- clocks: Must contain an entry for each entry in clock-names.
|
|
|
|
Optional properities:
|
|
- pmic: Mediatek PMIC MFD is the child device of pwrap
|
|
See the following for child node definitions:
|
|
Documentation/devicetree/bindings/mfd/mt6397.txt
|
|
|
|
Example:
|
|
pwrap: pwrap@1000f000 {
|
|
compatible = "mediatek,mt8135-pwrap";
|
|
reg = <0 0x1000f000 0 0x1000>,
|
|
<0 0x11017000 0 0x1000>;
|
|
reg-names = "pwrap", "pwrap-bridge";
|
|
interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>;
|
|
resets = <&infracfg MT8135_INFRA_PMIC_WRAP_RST>,
|
|
<&pericfg MT8135_PERI_PWRAP_BRIDGE_SW_RST>;
|
|
reset-names = "pwrap", "pwrap-bridge";
|
|
clocks = <&clk26m>, <&clk26m>;
|
|
clock-names = "spi", "wrap";
|
|
|
|
pmic {
|
|
compatible = "mediatek,mt6397";
|
|
};
|
|
};
|