threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
26 lines
738 B
Plaintext
26 lines
738 B
Plaintext
* Xilinx Zynq Ultrascale+ MPSoC Real Time Clock
|
|
|
|
RTC controller for the Xilinx Zynq MPSoC Real Time Clock
|
|
Separate IRQ lines for seconds and alarm
|
|
|
|
Required properties:
|
|
- compatible: Should be "xlnx,zynqmp-rtc"
|
|
- reg: Physical base address of the controller and length
|
|
of memory mapped region.
|
|
- interrupts: IRQ lines for the RTC.
|
|
- interrupt-names: interrupt line names eg. "sec" "alarm"
|
|
|
|
Optional:
|
|
- calibration: calibration value for 1 sec period which will
|
|
be programmed directly to calibration register
|
|
|
|
Example:
|
|
rtc: rtc@ffa60000 {
|
|
compatible = "xlnx,zynqmp-rtc";
|
|
reg = <0x0 0xffa60000 0x100>;
|
|
interrupt-parent = <&gic>;
|
|
interrupts = <0 26 4>, <0 27 4>;
|
|
interrupt-names = "alarm", "sec";
|
|
calibration = <0x198233>;
|
|
};
|