threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
37 lines
1.0 KiB
Plaintext
37 lines
1.0 KiB
Plaintext
Hisilicon System Reset Controller
|
|
======================================
|
|
|
|
Please also refer to reset.txt in this directory for common reset
|
|
controller binding usage.
|
|
|
|
The reset controller registers are part of the system-ctl block on
|
|
hi6220 SoC.
|
|
|
|
Required properties:
|
|
- compatible: should be one of the following:
|
|
- "hisilicon,hi6220-sysctrl", "syscon" : For peripheral reset controller.
|
|
- "hisilicon,hi6220-mediactrl", "syscon" : For media reset controller.
|
|
- reg: should be register base and length as documented in the
|
|
datasheet
|
|
- #reset-cells: 1, see below
|
|
|
|
Example:
|
|
sys_ctrl: sys_ctrl@f7030000 {
|
|
compatible = "hisilicon,hi6220-sysctrl", "syscon";
|
|
reg = <0x0 0xf7030000 0x0 0x2000>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
Specifying reset lines connected to IP modules
|
|
==============================================
|
|
example:
|
|
|
|
uart1: serial@..... {
|
|
...
|
|
resets = <&sys_ctrl PERIPH_RSTEN3_UART1>;
|
|
...
|
|
};
|
|
|
|
The index could be found in <dt-bindings/reset/hisi,hi6220-resets.h>.
|