threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
30 lines
908 B
Plaintext
30 lines
908 B
Plaintext
Device-Tree bindings for Atmel's HLCDC (High-end LCD Controller) PWM driver
|
|
|
|
The Atmel HLCDC PWM is subdevice of the HLCDC MFD device.
|
|
See ../mfd/atmel-hlcdc.txt for more details.
|
|
|
|
Required properties:
|
|
- compatible: value should be one of the following:
|
|
"atmel,hlcdc-pwm"
|
|
- pinctr-names: the pin control state names. Should contain "default".
|
|
- pinctrl-0: should contain the pinctrl states described by pinctrl
|
|
default.
|
|
- #pwm-cells: should be set to 3. This PWM chip use the default 3 cells
|
|
bindings defined in pwm.txt in this directory.
|
|
|
|
Example:
|
|
|
|
hlcdc: hlcdc@f0030000 {
|
|
compatible = "atmel,sama5d3-hlcdc";
|
|
reg = <0xf0030000 0x2000>;
|
|
clocks = <&lcdc_clk>, <&lcdck>, <&clk32k>;
|
|
clock-names = "periph_clk","sys_clk", "slow_clk";
|
|
|
|
hlcdc_pwm: hlcdc-pwm {
|
|
compatible = "atmel,hlcdc-pwm";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_lcd_pwm>;
|
|
#pwm-cells = <3>;
|
|
};
|
|
};
|