threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
32 lines
969 B
Plaintext
32 lines
969 B
Plaintext
Motorola CPCAP PMIC device tree binding
|
|
|
|
Required properties:
|
|
- compatible : One or both of "motorola,cpcap" or "ste,6556002"
|
|
- reg : SPI chip select
|
|
- interrupt-parent : The parent interrupt controller
|
|
- interrupts : The interrupt line the device is connected to
|
|
- interrupt-controller : Marks the device node as an interrupt controller
|
|
- #interrupt-cells : The number of cells to describe an IRQ, should be 2
|
|
- #address-cells : Child device offset number of cells, should be 1
|
|
- #size-cells : Child device size number of cells, should be 0
|
|
- spi-max-frequency : Typically set to 3000000
|
|
- spi-cs-high : SPI chip select direction
|
|
|
|
Example:
|
|
|
|
&mcspi1 {
|
|
cpcap: pmic@0 {
|
|
compatible = "motorola,cpcap", "ste,6556002";
|
|
reg = <0>; /* cs0 */
|
|
interrupt-parent = <&gpio1>;
|
|
interrupts = <7 IRQ_TYPE_EDGE_RISING>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
spi-max-frequency = <3000000>;
|
|
spi-cs-high;
|
|
};
|
|
};
|
|
|