threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
29 lines
827 B
Plaintext
29 lines
827 B
Plaintext
Ingenic SoC Interrupt Controller
|
|
|
|
Required properties:
|
|
|
|
- compatible : should be "ingenic,<socname>-intc". Valid strings are:
|
|
ingenic,jz4740-intc
|
|
ingenic,jz4770-intc
|
|
ingenic,jz4775-intc
|
|
ingenic,jz4780-intc
|
|
- reg : Specifies base physical address and size of the registers.
|
|
- interrupt-controller : Identifies the node as an interrupt controller
|
|
- #interrupt-cells : Specifies the number of cells needed to encode an
|
|
interrupt source. The value shall be 1.
|
|
- interrupt-parent : phandle of the CPU interrupt controller.
|
|
- interrupts : Specifies the CPU interrupt the controller is connected to.
|
|
|
|
Example:
|
|
|
|
intc: interrupt-controller@10001000 {
|
|
compatible = "ingenic,jz4740-intc";
|
|
reg = <0x10001000 0x14>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
|
|
interrupt-parent = <&cpuintc>;
|
|
interrupts = <2>;
|
|
};
|