threeeye
bc1d038eac
Squashed backup commit (no shallow-clone history issues) of xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2 branch, upstream commit 9eece662e) plus all fixes applied to get everpal_defconfig building clean against a modern (GCC 15.2.0) toolchain -- see the previous commit message on the lineage-23.2 branch (also in this repo history is not available here since this is a squashed snapshot; full incremental history lives in the local DL380 checkout and the upstream GitHub remote). Upstream: https://github.com/xiaomi-mt6833-dev/kernel_xiaomi_mt6833 (lineage-23.2)
31 lines
813 B
Plaintext
31 lines
813 B
Plaintext
* Hisilicon Hix5hd2 Clock Controller
|
|
|
|
The hix5hd2 clock controller generates and supplies clock to various
|
|
controllers within the hix5hd2 SoC.
|
|
|
|
Required Properties:
|
|
|
|
- compatible: should be "hisilicon,hix5hd2-clock"
|
|
- reg: Address and length of the register set
|
|
- #clock-cells: Should be <1>
|
|
|
|
Each clock is assigned an identifier and client nodes use this identifier
|
|
to specify the clock which they consume.
|
|
|
|
All these identifier could be found in <dt-bindings/clock/hix5hd2-clock.h>.
|
|
|
|
Examples:
|
|
clock: clock@f8a22000 {
|
|
compatible = "hisilicon,hix5hd2-clock";
|
|
reg = <0xf8a22000 0x1000>;
|
|
#clock-cells = <1>;
|
|
};
|
|
|
|
uart0: uart@f8b00000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0xf8b00000 0x1000>;
|
|
interrupts = <0 49 4>;
|
|
clocks = <&clock HIX5HD2_FIXED_83M>;
|
|
clock-names = "apb_pclk";
|
|
};
|